


10/500400


1/17

FIG.1



2/17

FIG.2




The diagram illustrates a memory system architecture with the following components and connections:

- Inputs:** \overline{WE} , \overline{OE} , and \overline{UE} (each passing through a buffer). Address inputs Y_{0-8} and X_{0-11} pass through ADD buffers (12 and 11) to registers (13 and 14).
- Control Logic:**
 - late-write register (13)** outputs LC , WE , and RE to the **R/W control (15)**.
 - late-write register (14)** outputs LC and RE to the **R/W control (15)**.
 - R/W control (15)** outputs ATD to the **refresh control pulse generator circuit (16)**.
 - refresh control pulse generator circuit (16)** outputs REN and $RERF$ to the **MUX control (22)**.
 - MUX control (22)** outputs TN and TRE to the **refresh ADD counter (21)**.
 - refresh ADD counter (21)** outputs EX_ADD and RF_ADD to the **MUX (20)**.
 - MUX (20)** outputs Y_ADD and X_ADD to the **Y pre-decoder (36)** and **X pre-decoder (35)** respectively.
 - Y pre-decoder (36)** outputs YRB to the **Y decoder (25)**.
 - X pre-decoder (35)** outputs XRB to the **X decoder (28)**.
 - SE/PE control (23)** outputs $count\ up$ to the **refresh timer (18)**.
 - refresh timer (18)** outputs a **refresh request trigger** to the **standby control (29)**.
 - standby control (29)** outputs $standby$ to the **refresh control pulse generator circuit (16)**.
- Memory Array:** The **memory cell array (27)** is connected to the **Y decoder (25)** and **X decoder (28)**. It also receives YRB and XRB signals.
- Output and Buffers:**
 - The **memory cell array (27)** outputs **Data** to the **Dout buffer (24)**.
 - The **Din register (24)** outputs **Data** to the **Dout buffer (24)**.
 - The **Dout buffer (24)** outputs **Data** to the **Data I/O control (17)**.
 - The **Data I/O control (17)** outputs **HITS** to the **address hit control (19)**.
 - The **address hit control (19)** outputs **HITS** to the **hit control (19)**.
 - The **hit control (19)** outputs **HITS** to the **address hit control (19)**.
 - The **hit control (19)** outputs **HITS** to the **address hit control (19)**.
- Power Management:** A dashed box (30) contains:
 - boost Voltage generator (31)**
 - substrate Voltage generator (32)**
 - down-convert Voltage generator for sense amp (33)**
 - 1/2 VDD Voltage generator (34)**


4/17

FIG. 4



5/17


FIG.5




10,500,400

6/17


FIG.6






8/17

FIG.8




9/17

FIG.9




10/17

FIG.10



11/17

FIG.11





10/500400

12/17


FIG.12

NOMAL READ/WRITE



13/17


FIG.13



[illegible]


15/17

FIG.15



16/17

FIG.16



10/500400

17/17

FIG.17

